Abstract-In this work we present the architecture and results of a fully digital Front End Electronics (FEE) read out system developed for the GALILEO array. The FEE system, developed in collaboration with the Advanced Gamma Tracking Array (AGATA) collaboration, is composed of three main blocks: preamplifiers, digitizers and preprocessing electronics. The slow control system contains a custom Linux driver, a dynamic library and a server implementing network services. This work presents the first results of the digital FEE system coupled with a GALILEO germanium detector, which has demonstrated the capability to achieve an energy resolution of 1.53‰ at an energy of 1.33 MeV, similar to the one obtained with a conventional analog system. While keeping a good performance in terms of energy resolution, digital electronics will allow to instrument the full GALILEO array with a versatile system with high integration and low power consumption and costs.
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I. INTRODUCTION

P
ART of contemporary nuclear physics research focuses on the study of the fundamental properties of exotic nuclei far from stability by means of gamma-ray detection [1] . During the last decades, a number of large gamma-ray spectrometers have been developed in accelerator facilities, with high sensitivity and absolute efficiency capabilities. In addition, the forthcoming operation of several new Radioactive-Ion Beam (RIB) Manuscript facilities puts new requirements for operation with gamma-ray spectrometers while opening new scenarios for future nuclear physics experiments. GALILEO [2] is a gamma-ray spectrometer with a photopeak efficiency of 8% and a peak-to-total ratio of about 50%. The array is composed of High-Purity Germanium (HPGe) detectors surrounded by Bismuth Germanium Oxide (BGO) scintillators in order to implement Compton suppression techniques [3] for increased sensitivity. GALILEO plans to operate with stable beams provided by the Tandem-ALPI accelerator complex as well as the SPES [4] RIB facility. In order to fully exploit the capabilities of the array, it will be coupled with several ancillary detectors such as TRACE, EUCLIDES, large volume detectors, RFD or Neutron Wall [5] [6]. Detectors have been reused from previous arrays and rearranged by a custom mechanics designed in house. The structure, currently being installed at the Legnaro National Laboratories (Italy), is presented in Fig. 1 . The different frames allow the installation of detectors and ease the integration of the array with other detectors in different experimental setups.
This document includes a detailed description of the components of the Front-End Electronics (FEE) and Data Acquisition System (DAQ) of the GALILEO array, which are summarized in Fig. 2 . The FEE system is based in Field Programmable Gate Arrays (FPGA) performing digital data processing in realtime. The application of these devices in DAQ systems with a 0018-9499 © 2015 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. large number of channels has been proven to be a very interesting solution as the system versatility is much larger while keeping a very good performance [7] . Regarding the document structure, Section II covers the preamplifiers and digitizer modules, whereas Section III details the most important features performed in real-time in the FPGA at the preprocessing electronics. Section IV is dedicated to the low level software and control interface of the whole electronic chain. The last two sections present the first results obtained with all components of the acquisition system, as well as a comparison with a conventional analog-based acquisition system.
II. PREAMPLIFIERS AND DIGITIZERS
The output signals of the HPGe detectors are simultaneously read out by advanced charge-sensitive preamplifiers. The charge-sensing stage comprises a cold part, performed by a Field-Effect Transistor (FET) and a feedback passive network installed in the cryostat as close as possible to the detector electrode, and a warm part operating at room temperature outside the cryostat. Then, a pole-zero stage and a differential driver follow the charge-sensing stage. Typical output signals of the preamplifiers have a rise time of the order of 150 ns and exponential decay constants of about s. The preamplifiers employ a fast-reset technique for dead time and dynamic range optimization [8] [9] that consists of a fast discharge of the pole-zero capacitance when the preamplifier output signal is larger than a programmable threshold. As the length of the saturated pulse is proportional to the height of the input pulse, the dynamic range of the preamplifiers thus get increased by employing the Time over Threshold (ToT) technique [10] .
Each HPGe detector is surrounded by eight BGO scintillators. In order to reduce the number of channels to digitize, the eight outputs are gain-matched and summed producing a single differential signal of all BGO scintillators coupled to one HPGe detector. The differential outputs of the detectors (HPGe and BGO) are arranged into 6-way cables connected by MDR connectors at the input of the digitizer modules, as described in Fig. 2 . Physical separation of preamplifiers and digitizers allow to avoid extra electromagnetic noise in the first amplification stages and power dissipation issues in the detector encapsulation.
The digitizer of GALILEO uses the boards developed by our group for the second generation of electronics for the Advanced Gamma Tracking Array (AGATA) [11] , and is composed of six Digi-Opt12 boards [12] and two Control Cards [13] [14] . In the final configuration, the full array will have 60 HPGe detectors, i.e. 120 digital channels, which can be managed by two GALILEO digitizers with spare channels. The digitizer module has been designed to be fully controlled remotely, providing only optical interfaces towards the preprocessing electronics. Optical communications permit to reach a high transmission rate at long distances while having electromagnetic isolation between transmitter and receiver. Thus, digitizers can be placed close to the detectors, to avoid long analog wires, and preprocessing electronics can be placed in a computer farm, about 100 meters away from the experimental area.
The GALILEO digitizers are composed of two independent modules, which structure is presented in Fig. 3 . Each module is connected to a preprocessing board that provides the sampling clock and synchronization signal, receives the digital data and performs the slow control of the digitizer module.
The Digi-Opt12 board is a low power 12-channel digitizer board with optical output that performs a digitization of the differential input signals at 100 Msps with 14 bits of resolution, which is sufficient for the expected output signals from the preamplifiers. The digital output is sent to a 12-fiber optical cable by means of high-speed serial links, encoded with the JESD204A protocol [15] and working at 2 Gbps each. Each channel has two programmable input ranges, corresponding to energy ranges of 0-7 or 0-20 MeV for gamma-rays interacting in the HPGe detectors equipped with the GALILEO-type preamplifiers. These energy ranges have been selected to have a good ADC resolution in the energies of interest (0-7 MeV), while keeping the possibility to extend the range up to 20 MeV when needed. In addition, the analog offset of each channel is also programmable from the slow control system and a synchronization signal can be injected at the input of the Analog-to-Digital Converters (ADC) to compensate different channel latencies due to unbalanced digital paths. The sampling clock, synchronization signal and slow control buses ( and SPI) are provided from a custom backplane connector on the rear side of the digitizer.
The Control Card has three main tasks: receives (from the preprocessing electronics) and broadcasts (to the three associated Digi-Opt12 boards) the sampling clock and synchronization signals and performs the slow control of the associated Digi-Opt12 boards and the Control Card itself. The board is equipped with a Xilinx Spartan-6 FPGA to fulfill these tasks. Special care has been put in the Control Card to provide sampling clock and synchronization signals with minimum contributions of jitter and skew, a task which required specific circuitry, simulations and tests. Concerning the slow control, a set of synchronized registers placed in the Control Card and preprocessing FPGAs have been linked to the physical slow control buses ( , SPI, Wire) in order to control each device in the electronic chain from the slow control system, as described in Section IV. The implementation details of this technique are specified in [16] .
The communications between the digitizer module and the preprocessing electronics are performed by optical links, whereas the boards within the digitizer module are linked by means of custom backplanes. The digitizer module is cooled by two fans that provide low mechanical noise and the power consumption of the whole digitizer box is less than 90 W for 72 digitizing channels, i.e. 1.25 W/channel.
III. HARDWARE PROCESSING
The preprocessing board is a custom PCI express board that receives digital data from the digitizer module, process and routes them to the hosting PC by means of a 4x PCI express link. The data from 36 high-speed links at 2 Gbps are processed in a Xilinx Virtex-6 FPGA, where custom algorithms select the information from events of interest and send the data to the hosting PC via the PCI express link at a sustained rate up to 400 MB/s.
In the following subsections, the main features implemented in the preprocessing board are described in detail. The data processing is fully performed in hardware in the FPGA, without an embedded processor. The different processing modules, which have been developed, simulated and tested independently, include floating point arithmetic operations using specific hardware resources such as multipliers or memory blocks. High speed links for communicating with the Control Card, Digi-Opt12 boards and the hosting PC (PCI express interface) also make use of specific resources of the FPGA.
A. Energy Computation and Short Traces Capture
Default data contains the computed energy deposited in the HPGe detector and BGO scintillator and a short trace with a programmable length up to 250 samples around the trigger instant. Real-time algorithms process data following the sequence presented in Fig. 4 . The computation of the energy in the FPGA avoids the need of transferring a high amount of data to the PC, while the short trace around the trigger instant permits to analyze the digitized samples in the online software used for read out.
After JESD204A protocol decoding, the input data are fed to an embedded First-In First-Out pipeline (FIFO) in order to compensate the different channel latencies, as discussed in the previous section. Samples then get processed in a first-level trigger generation module and in an energy computation module.
First-level trigger is fired when the corresponding energy of the input pulse exceeds a programmable threshold. The energy is computed with a short trapezoidal shaping such in the energy computation module explained in the following paragraphs. The use of a shorter shaping time in the filter provides a trigger signal while the computation of the energy is still taking place. A trigger activates the energy computation mechanism and the capture of the trace, e.g. recording the trace in a time window around the triggering sample. The trigger module sends a trigger request to the Global Trigger and Synchronization (GTS) system, which is in charge of the trigger coordination of the whole array and of other detectors in the setup [17] [18] .
When the input rate is very low, the system generates fake first-level triggers (not sent to the GTS system) that produce tagged idle events arriving at the Data Acquisition (DAQ) system [19] . The production of a user-selectable minimum event rate by means of the idle mechanism (similar to the one implemented in the GTS system [17] ) simplifies dramatically the operation of the event builder and may become particularly useful when working at very low rates, as it is foreseen with the first beams of the SPES accelerator facility.
The energy of the triggered gamma-ray is computed from the input pulse using a trapezoidal shaping [20] - [22] , tuned with a set of programmable parameters controlled by the slow control system. The energy computation module also includes an auto-triggered baseline restorer module that improves the performance of the system when working at high counting rates.
Upon a trigger request, the GTS system provides a timestamp value and eventually replies to the request within a s time window. The computed energy and trace are stored in Random Access Memory (RAM) while waiting for the validation. In case of an accepted event, data are packaged and sent to the PC, while a rejection or time out frees the RAM area for another incoming event.
B. GTS Leaf Services
The preprocessing board hosts the GTS leaf services that integrate the card with the global triggered timing system. The GTS system has a tree-like structure where the leaves of the tree provide a phase-matched and phase-aligned clock and a timestamp to the first-level trigger generators. Furthermore, leaves send trigger requests to the GTS tree and trigger validations or rejections to the first-level trigger generators.
The GTS system is in charge of the precise synchronization and trigger management of GALILEO and associated ancillary detectors. It provides a phase-aligned 100 MHz clock to its leaves (preprocessing boards) with sub-nanosecond precision. This clock is also sent through dedicated optical links to the digitizer module with deterministic latency and hence to each ADC in the system. As mentioned in the previous section, the deterministic latency is obtained by injecting a synchronization signal at the input of the ADCs, also provided synchronously by the GTS system and arriving at the digitizer module from another dedicated optical link.
The GTS system is also a digital trigger system that select events of interest according to user defined rules. These rules regard trigger multiplicity in a certain partition of the trigger system, coincidence events between partitions, delayed coincidences, etc. In the GALILEO electronics, the GTS system performs a second-level trigger that validates the possible events of interest generated by the first-level trigger generator present in the preprocessing board.
The GTS leaf service implementation has been tested using a small GTS tree with a single root node implemented in a Common Mezzanine Card (CMC) and two GTS leaves implemented in preprocessing boards.
The use of the GTS system eases the integration of the GALILEO FEE with other detectors in the experiment. Several collaborations (such as AGATA, TRACE, EUCLIDES, NEDA or EXOGAM-2) within the nuclear physics community have adopted the GTS system as their digital trigger and synchronization system [5] [6] . Therefore, coupling GALILEO electronics with other detectors, as foreseen in the GALILEO project, can be easily done by means of the GTS leaf services implementation in the preprocessing board.
C. Long Traces Capture and Online Spectra
Trace capture upon a trigger event in preprocessing FPGAs is composed of a few hundred of samples (up to 250) from the digitized input signal. While enough for Pulse Shape Analysis (PSA) algorithms [23] [24], the normal trace length is not adequate when, for example, analyzing the input signal in the frequency domain or trying to visualize small issues in malfunctioning channels.
In order to cope with this issue, a dedicated dual-port RAM in the preprocessing FPGA can either store the input samples to the preprocessing algorithms or perform online spectra with the computed energies.
Longer traces may be captured in triggered or non-triggered mode, and may have a length up to a few hundreds of thousands of samples. Alternative to the readout of longer traces, the dual-port RAM can be used to histogram in real-time the detector pulse amplitudes. These histograms are incremented irrespective of the GTS trigger validation, thereby providing the true single spectra seen by the detectors.
IV. SLOW CONTROL SYSTEM
In order to manage the control of the whole electronic chain, a set of registers in the preprocessing FPGA is mapped to the usermemory of the hosting server by means of a custom driver. The developed driver has been successfully integrated in different Linux distributions and kernel versions.
The driver creates virtual devices (in the user-space of the operating system) that map the internal registers of the FPGA and can be easily accessed using read and write operations. The content of the registers varies from parameters of the shaping filter for energy computation to values of physical slow control buses in real-time. For the latter, bit banging techniques have been used for the communications with the slow control buses of the boards present in the system.
A C++ dynamic library encapsulates the low level operations of the different hardware-dependent devices and provides a user-friendly Application Programming Interface (API) to higher-level users. The library encapsulates also the communications to digitizer modules, as the devices are remotely controlled by a set of synchronous registers described in Section II. The API allows identical operations in local or remote devices in a fully transparent way. The API includes methods that apply to a certain device of the system (for instance, to get the temperature of a certain temperature sensor present in any board or to set a certain value of a digital potentiometer) or to a preprocessing algorithm (such as get or set the shaping time of the trapezoidal filter).
The dynamic library is instantiated by a server that operates several state-machines taking care of the state of the hardware underneath. The server implements Web Services Description Language (WSDL) network services [25] to provide an interface for the control the state-machines. The implemented statemachines run in parallel in the PC hosting the preprocessing board. There is one state-machine per HPGe-BGO couple of detectors, following the state diagram shown in Fig. 5 . In order to change the state of the state-machine, WSDL messages with one of the four available messages (Reset, Setup, Go, Stop) are sent to the server, which can be queried for diagnostics too. Servers operate in separate threads and can receive queries from multiple clients. There is a separate hardware thread that interacts with the dynamic library in order to avoid server blocks during hardware access, which is performed in a critical section (i.e. only one thread can access to hardware simultaneously). While hardware operations are being performed, the server remains in an intermediate state, represented with a diamond shape in Fig. 5 . Then, an OK or Error signal is sent to the server thread, which changes its state according to the figure. In the Error state, the server records the last error given by the hardware, when the error condition was met.
The WSDL clients connecting to different servers in the system may be single or multiple Graphical User Interfaces (GUI) or more complex control system, for example, distributed diagnostics.
V. SYSTEM PERFORMANCE
The first set of cards presented in this work has been already tested with GALILEO germanium detectors at the Legnaro National Laboratories (LNL). A picture of the detectors used in the test bench is presented in Fig. 6 .
Energy resolution of Germanium detectors is typically specified at 1 kHz counting rate using a spectroscopic amplifier with a Gaussian filter with a shaping time of s (corresponding to a peaking time of s) and collecting data with a Multi-Channel Analyzer (MCA), which uses a peak-sensing ADC. Using this system, the energy resolution of the GALILEO HPGe detector used in our tests was 1.01 keV FWHM (Full Width at Half Maximum) at the reference line of 59.6 keV from a gamma-ray source and 1.94 keV at 1332.5 keV from a source. The energy spectrum obtained with the GALILEO digital acquisition system is presented in Fig. 7 . In this case, the shaping time used in the trapezoidal filter implemented in the FPGA has been set to the maximum available value, which is s. The resolution of the reference peaks using the digital system are 0.972 keV and 2.035 keV for the 59.6 keV and 1332.5 keV lines, respectively. In the range of energies of interest, the resolution at low energy is about 1.63% and about 1.53‰ at high energy. FWHM values at standard reference lines of low and high energy, in the range of energies of interest, are a metric of the overall behavior of the system. They include detector response, noise contributions in analog stages, ADC quantization errors, effects of digital processing, etc. The complex electronic chain developed for the GALILEO array has shown a performance comparable to traditional systems, while providing a fully-configurable digital interface with a large number of channels. In addition, the integrated GTS services allow an easy coupling of the digital electronics with other detectors or arrays using GTS-compliant acquisition systems.
VI. CONCLUSIONS AND FUTURE WORK
The cards presented have been prototyped, manufactured and qualified in a test bench that is in operation at the experiment site. The fully-digital read out of the GALILEO array has been described in terms of its constituting items. Some features such as energy computation, GTS integration, traces and spectra capture, as well as the complex slow control system and system performance have been described in detail.
The digital read out using the new setup has shown equal or better performance regarding energy resolution at low rates when compared to conventional analog electronics.
Integration of the boards with the present electronics of the AGATA array and the first tests of the GALILEO array operated with stable beams are scheduled to take place in the next few months. Further tests regarding resolution and throughput at high counting rates, which are also planned in the next months, are expected to yield better performance than conventional systems due to the pipelined nature of the digital processing and read out.
